Latest Updates

  • Oct 28, 2021 at 9:01 pm

    The Dev Log is getting on track! Layout of the site is still being cleaned up, but I'm calling it largely finished and the first round of intelligible documentation is now up under the 'Design' section.

    Work continues on laying out the FPGA top level. First VHDL will start going down soon™.


Copyright © 2021 Matt Cauvel ('NorthernWing') - Visit the Forum Thread Here